State what is meant by relative addressing.
- (a)(i)State what is meant by relative addressing.[1]
- (a)(ii)Registers such as the Accumulator (ACC) and the Index Register (IX) are used in the CPU. Identify two special purpose registers used in the CPU. Do not include the ACC or IX in your answers. 1 2[2]
- (b)The following table shows part of the instruction set for a processor. The processor has two registers: the ACC and an IX. Instruction Opcode Operand Explanation LDM #n Immediate addressing. Load the number n to ACC LDD <address> Direct addressing. Load the contents of the location at the given address to ACC LDI <address> Indirect addressing. The address to be used is at the given address. Load the contents of this second address to ACC LDX <address> Indexed addressing. Form the address from <address> + the contents of the index register. Copy the contents of this calculated address to ACC LDR #n Immediate addressing. Load the number n to IX <address> can be an absolute or symbolic address # denotes a denary number, e.g. #127 The current contents of the main memory and the index register are shown. Address Instruction 98 8 99 16 100 3 101 98 102 32 IX 2 Write the contents of the ACC after each instruction is executed. Instruction Value in ACC LDM #98 LDI 101 LDX 100[3]
- (c)A student buys a new computer. The table shows the specifications of the old computer and the new computer. Old computer 1.8 GHz dual core processor 16 MB cache New computer 2.3 GHz dual core processor 32 MB cache Explain why increasing the clock speed and increasing the cache memory will improve the performance of the computer. Clock speed Cache memory[4]
Mark scheme
Marking points from the official mark scheme (Oct/Nov 2025). The mark or mark type is shown in brackets.
- 3(a)(i) 1 mark
- The value of the operand is an offset value which is added to another base value to give the address from which the contents are loaded to the accumulator
- 3(a)(ii) 1 mark per bullet point, max 2 marks
- Program counter (PC)
- Memory Data Register (MDR)
- Memory Address Register (MAR)
- Current Instruction Register (CIR)
- Status Register
- 3(b) 1 mark for each correct value, max 3 marks
- Instruction: LDM #98 - Value in ACC: 98
- Instruction: LDI 101 - Value in ACC: 8
- Instruction: LDX 100 - Value in ACC: 32
- 3(c) 1 mark per bullet point, max 2 marks for each
- Clock Speed:
- Processor can perform more F-E cycles per second
- so more instructions / data can be processed each second
- Cache Memory:
- Can store more of the most frequently used instructions
- which reduces the need to access slower RAM
Write your answer and get it marked
On Oracle Prep you can write or photograph your own answer and have it marked by AI against this mark scheme, with feedback on what you missed.
Sign up free →