O-LevelPhysicsElectricity5054/21 · Oct/Nov 2017 · Q64 Marks

OR Many electronic and digital circuits include logic gates. The NAND gate is a type of logic gate.

(a)In the space below, draw the circuit symbol for a NAND gate.[1]
(b)(i)The two input terminals of a NAND gate are connected to zero voltage (logic state 0) and no energy is supplied to these terminals. The output of the NAND gate is connected to an LED (light-emitting diode). The output is not zero (it has a logic state of 1) and the LED is glowing brightly. Energy is supplied to the LED by the NAND gate. State where this energy comes from.[1]
(b)(ii)Complete the truth table for a NAND gate. inputs output 0 0 0 1 1 0 1 1[2]

Mark scheme

Marking points from the official mark scheme (Oct/Nov 2017). The mark or mark type is shown in brackets.

On Oracle Prep you can write or photograph your own answer and have it marked by AI against this mark scheme, with feedback on what you missed.

Topic: Electricity, O-Level Physics (syllabus 5054). Structured question, 4 marks.
Source: O-Level Physics, Oct/Nov 2017 Paper 2 Variant 1, question 6.

Questions and mark schemes are from past examination papers and remain the copyright of the exam board. How Oracle Prep builds its content