A computer is designed using the Von Neumann model for a computer system. The computer has a central processing unit (CPU).
- (a)(i)Data is fetched from primary storage into the CPU to be processed. State the name of the primary storage from where data is fetched.[1]
- (a)(ii)The CPU performs a cycle to process data. Fetch is the first stage in this cycle. State the names of the second and third stages in the cycle. Second stage Third stage[2]
- (a)(iii)Identify two components within the CPU that are used in the fetch stage of the cycle. Component 1 Component 2[2]
Mark scheme
Marking points from the official mark scheme (May/June 2022). The mark or mark type is shown in brackets.
- [1] Random access memory // RAM
- [2] One mark for each correct stage Second stage Decode Third stage Execute
- [2] Any two from: Memory address register // MAR Memory data register //MDR Program counter // PC Control unit // CU Address bus Data bus Control bus
Write your answer and get it marked
On Oracle Prep you can write or photograph your own answer and have it marked by AI against this mark scheme, with feedback on what you missed.
Sign up free →