A-LevelComputer ScienceProcessor Architecture and Assembly LanguageOct/Nov 2022Paper 1 Q712 Marks
The following table shows part of the instruction set for a processor. The processor has one general purpose register, the Accumulator (ACC), and an Index Register (IX). [Table: Instruction (Opcode, Operand, Explanation)] <address> can be an absolute or symbolic address # denotes a denary number, e.g. #123 B denotes a binary number, e.g. B01001101 The following table shows another part of the instruction set for the processor. [Table: Instruction (Opcode, Operand, Explanation)] The contents of memory addresses 50 and 51 are shown: [Table: Memory address, Data value (50: 01001101, 51: 10001111)]
✓ Correct Answer
The correct answer is —. This question tests the candidate's understanding of processor architecture and assembly language within the Computer Sciencesyllabus. The examiner's mark scheme requires...
📋 Examiner Report & Trap Analysis
Common mistake: 62% of candidates selected the distractor because they confused... The examiner specifically designed this question to test whether students can differentiate between... To secure full marks, candidates must demonstrate...
🔒
Unlock the Examiner's Answer
Sign up for free to reveal the correct answer, the official mark scheme breakdown, and the examiner trap analysis for this question.
Sign Up Free to Unlock →Join thousands of Cambridge students already using Oracle Prep